

Table of Contents

1	SCOPE	1	3.5.2	Solder Mask Clearances	41
1.1	Purpose	1	3.5.3	Land Pattern Surface Finishes	41
1.2	Documentation Hierarchy	1	4	COMPONENT QUALITY VALIDATION	42
1.2.1	Component and Land Pattern Family Structure	2	4.1	Validation Techniques	42
1.3	Performance Classification	2	5	TESTABILITY	43
1.3.1	Producibility Levels	2	5.1	Printed Board and Assembly Test	43
1.4	Land Pattern Determination	2	5.1.1	Bare Printed Board Test	43
1.5	Terms and Definitions	3	5.1.2	Assembled Printed Board Test	43
1.6	Revision Level Changes	6	5.2	Nodal Access	43
2	APPLICABLE DOCUMENTS	7	5.2.1	Test Philosophy	44
2.1	IPC	7	5.2.2	Test Strategy for Bare Printed Boards	44
2.2	Electronic Industries Association	7	5.3	Full Nodal Access for Assembled Printed Board	44
2.3	Joint Industry Standards (IPC)	7	5.3.1	In-Circuit Test Accommodation	44
2.4	International Electrotechnical Commission	7	5.3.2	Multi-Probe Testing	45
2.5	Joint Electron Device Engineering Council (JEDEC)	7	5.4	Limited Nodal Access	45
3	DESIGN REQUIREMENTS	7	5.5	No Nodal Access	45
3.1	Dimensioning Systems	7	5.6	Clam-Shell Fixtures Impact	45
3.1.1	Component Tolerancing	8	5.7	Printed Board Test Characteristics	45
3.1.2	Land Tolerancing	12	5.7.1	Test Land Pattern Spacing	45
3.1.3	Fabrication Allowances	12	5.7.2	Test Land Size and Shape	45
3.1.4	Assembly Tolerancing	12	5.7.3	Design for Test Parameters	46
3.1.5	Dimension and Tolerance Analysis	12	6	PRINTED BOARD STRUCTURE TYPES	46
3.2	Design Producibility	29	6.1	General Considerations	48
3.2.1	SMT Land Pattern	29	6.1.1	Categories	49
3.2.2	Standard Component Selection	29	6.1.2	Thermal Expansion Mismatch	49
3.2.3	Circuit Substrate Development	29	6.2	Organic-Base Material	49
3.2.4	Assembly Considerations	29	6.3	Nonorganic Base Materials	49
3.2.5	Provision for Automated Test	29	6.4	Alternative Printed Board Structures	49
3.2.6	Documentation for SMT	29	6.4.1	Supporting-Plane Printed Board Structures	49
3.3	Environmental Constraints	30	6.4.2	High-Density Printed Board Technology	49
3.3.1	Moisture Sensitive Components	30	6.4.3	Constraining Core Structures	49
3.3.2	End-Use Environment Considerations	30	6.4.4	Porcelainized Metal (Metal Core) Structures	49
3.4	Design Rules	31	7	ASSEMBLY CONSIDERATIONS FOR SURFACE MOUNT TECHNOLOGY (SMT)	49
3.4.1	Component Spacing	31	7.1	SMT Assembly Process Sequence	49
3.4.2	Single-and Double-Sided Printed Board Assembly	32	7.2	Substrate Preparation	50
3.4.3	Component Stand-off Height for Cleaning	32	7.2.1	Adhesive Application	50
3.4.4	Fiducial Marks	33	7.2.2	Conductive Adhesive	50
3.4.5	Conductors	35	7.2.3	Solder Paste Application	50
3.4.6	Via Guidelines	35	7.2.4	Solder Preforms	51
3.4.7	Standard Printed Board Fabrication Allowances	37	7.3	Component Placement	51
3.4.8	Panelization	39	7.3.1	Component Data Transfer	51
3.5	Outer Layer Surface Finishes	41	7.4	Soldering Processes	51
3.5.1	Solder Mask Finishes	41	7.4.1	Wave Soldering	51

7.4.2	Vapor Phase (VP) Soldering	52	8.7.4	Resistance to Soldering Process Temperatures	58
7.4.3	IR Reflow Soldering	52	8.8	SOD123	58
7.4.4	Hot Air/Gas Convection	52	8.8.1	Basic Construction	58
7.4.5	Laser Reflow Soldering	53	8.8.2	Marking	58
7.4.6	Conduction Reflow Soldering	53	8.8.3	Carrier Package Format	58
7.5	Cleaning	53	8.8.4	Resistance to Soldering Process Temperatures	59
7.6	Repair/Rework	53	8.9	SOT143	59
7.6.1	Heatsink	53	8.9.1	Basic Construction	59
7.6.2	Dependence on Printed Board Material	53	8.9.2	Marking	59
7.6.3	Dependence on Copper Land and Conductor Layout	53	8.9.3	Carrier Package Format	59
8	IPC-7352 DISCRETE COMPONENTS	54	8.9.4	Resistance to Soldering Process Temperatures	59
8.1	Chip Resistors (RESC)	54	8.10	SOT223	59
8.1.1	Basic Construction	54	8.10.1	Basic Construction	59
8.1.2	Marking	55	8.10.2	Marking	59
8.1.3	Carrier Package Format	55	8.10.3	Carrier Package Format	59
8.1.4	Resistance to Soldering Process	55	8.10.4	Resistance to Soldering Process Temperatures	59
8.2	Chip Capacitors (CAPC)	55	8.11	DKPAK (TO)	60
8.2.1	Basic Construction	55	8.11.1	Basic Construction	60
8.2.2	Marking	55	8.11.2	Marking	60
8.2.3	Carrier Package Format	55	8.11.3	Carrier Package Format	60
8.2.4	Resistance to Soldering Process Temperatures	56	8.11.4	Resistance to Soldering Process Temperatures	60
8.3	Inductors (INDC, INDM, INDP)	56	8.12	Electrolytic Aluminum Capacitor (CAPAE)	60
8.3.1	Basic Construction	56	8.12.1	Basic Construction	60
8.3.2	Marking	56	8.12.2	Marking	60
8.3.3	Carrier Package Format	56	8.12.3	Carrier Package Format	60
8.3.4	Resistance to Soldering Process Temperatures	56	8.12.4	Resistance to Soldering Process Temperatures	60
8.4	Molded Body (CAPMP, CAPM, DIOM, FUSM, INDM, INDP, LEDM, RESM)	57	8.13	Small Outline Diode, Flat Lead (SODFL)/Small Outline Transistor, Flat Lead (SOTFL)	61
8.4.1	Basic Construction	57	8.13.1	Basic Construction	61
8.4.2	Marking	57	8.13.2	Marking	61
8.4.3	Carrier Package Format	57	8.13.3	Carrier Package Format	61
8.4.4	Resistance to Soldering Process Temperatures	57	8.13.4	Resistance to Soldering Process Temperatures	61
8.5	Metal Electrode Face (DIOMELF, RESMELF)	57	9	IPC-7353 GULLWING LEADED COMPONENTS, TWO SIDES	61
8.5.1	Basic Construction	57	9.1	SOIC	62
8.5.2	Marking	57	9.1.1	Basic Construction	62
8.5.3	Carrier Package Format	57	9.1.2	Marking	62
8.5.4	Resistance to Soldering Process Temperatures	57	9.1.3	Carrier Package Format	62
8.6	SOT23	58	9.1.4	Resistance to Soldering Process Temperatures	62
8.6.1	Basic Construction	58	9.2	SOP8/SOP64 (SOP)	63
8.6.2	Marking	58	9.2.1	Basic Construction	63
8.6.3	Carrier Package Format	58	9.2.2	Marking	63
8.6.4	Resistance to Soldering Process Temperatures	58	9.2.3	Carrier Package Format	63
8.7	SOT89	58	9.2.4	Resistance to Soldering Process Temperatures	64
8.7.1	Basic Construction	58	9.3	SOP127	64
8.7.2	Marking	58	9.3.1	Marking	64
8.7.3	Carrier Package Format	58	9.3.2	Carrier Package Format	64

9.3.3	Resistance to Soldering Process Temperatures	64	14.4.1	Land Approximation	79
9.4	CFP127	64	14.4.3	Land Pattern Calculator.	80
9.4.1	Marking	64	14.5	Chip Array Component Lead Packages.	80
9.4.2	Carrier Packages Format	64	14.5.1	Concave Chip Array Packages (RESCAV, CAPCAV, INDCAV, OSCSC, OSCCCC)	80
9.4.3	Resistance to Soldering Process Temperatures	64	14.5.2	Convex Chip Array Packages (RESCAXE, RESCAXS)	80
10	IPC-7354 J-LEADED COMPONENTS, TWO SIDES .65		14.5.3	Flat Chip Array Packages (RESCAF, CAPCAF, INDCAF).	81
10.1	Basic Construction	65	15	IPC-7359 NO-LEAD COMPONENTS (QFN, PQFN, SON, PSON, DFN, LCC)	81
10.2	Marking	65	15.1	LCC	81
10.3	Carrier Package Format.	65	15.1.1	Marking	82
10.4	Process Considerations	66	15.1.2	Carrier Package Format.	82
11	IPC-7355 GULL-WING LEADED COMPONENTS, FOUR SIDES	66	15.1.3	Process Considerations	82
11.1	BQFP or PQFP	68	15.2	Quad Flat No-Lead (QFN)	83
11.1.1	Carrier Package Format.	68	15.2.1	Marking	84
11.2	QFP	68	15.2.2	Carrier Package Format.	84
11.2.1	Carrier Package Format.	68	15.2.3	Process Considerations	84
11.3	CQFP.	68	15.2.4	Solder Mask Considerations	84
11.3.1	Carrier Package Format.	69	15.3	Small Outline No-Lead (SON)	85
12	IPC-7356 J LEADED COMPONENTS, FOUR SIDES	69	15.3.1	Marking	85
12.1	PLCC.	71	15.3.2	Carrier Package Format.	85
12.1.1	Premolded Plastic Chip Carriers	71	15.3.3	Process Considerations	85
12.1.2	Postmolded Plastic Chip Carriers	71	15.3.4	Solder Mask Considerations	85
12.2	PLCCR	71	15.4	Small Outline and Quad Flat No-Lead with Pullback Leads (PQFN, PSON)	85
12.2.1	Premolded Plastic Chip Carriers	71	15.5	Dual Flat No-Lead (DFN).	85
12.2.2	Postmolded Plastic Chip Carriers	71	15.5.1	Basic Construction	85
13	IPC-7357 POST (DIP) LEADS, TWO SIDES	72	15.5.2	Marking	85
13.1	Termination Materials	72	15.5.3	Carrier Package Format.	85
13.2	Marking	72	15.5.4	Resistance to Soldering Process Temperatures	86
13.3	Carrier Package Format.	72	16	ZERO COMPONENT ORIENTATIONS	86
13.4	Resistance to Soldering Process Temperatures	72	APPENDIX A (INFORMATIVE) TEST PATTERNS – PROCESS EVALUATIONS.	93	
14	IPC-7358 AREA ARRAY COMPONENTS (BGA, FBGA, CGA, LGA, Chip Array)	73	A.1	Test Vehicle	93
14.1	Area Array Configurations	73	A.2	Test Patterns -In-Process Validator	93
14.1.1	BGA Packages.	74	A.3	Stress Testing.	94
14.1.2	Fine Pitch BGA Package (FBGA).	75	APPENDIX B IPC-7351 LAND PATTERN CALCULATOR	95	
14.1.3	Ceramic/Plastic Column Grid Arrays (CGA)	76	B.1	Software Installation	95
14.1.4	Plastic Land Grid Arrays (LGA).	76	B.2	Software Usage	95
14.2	General Configuration Issues	76	B.3	Software Updates	95
14.2.1	Device Outlines	76	FIGURES		
14.2.2	Contact Matrix Options.	76	Figure 3-1	Profile Tolerancing Method	8
14.2.3	Selective Depopulation	77	Figure 3-2	Example of 3216 (1206) Capacitor Dimensioning for Optimum Solder Fillet Condition.	9
14.2.4	Attachment Site Planning	77			
14.2.5	Defining Contact Assignment	78			
14.3	Handling and Shipping	78			
14.4	Land Pattern Analysis	78			

Figure 3-3	Profile Dimensioning of Gull-Wing Leaded SOIC	10	Figure 8-14	Aluminum Electrolytic Capacitor (CAPAE) Construction	60
Figure 3-4	Pitch for Multiple Leaded Components	14	Figure 8-15	SODFL/SOTFL Construction	61
Figure 3-6	Examples of Land Shape Modifiers	25	Figure 9-1	SOIC Construction	63
Figure 3-7	Examples of Chamfered Corner Modifiers	27	Figure 9-2	SOP8/SOP63 Construction	63
Figure 3-8	Component Orientation for Wave-Solder Applications	31	Figure 9-3	SOP127 Construction	64
Figure 3-9	Alignment of Similar Components	32	Figure 9-4	CFP127 Construction	64
Figure 3-11	Local Fiducials	33	Figure 10-1	SOJ Construction	65
Figure 3-10	Global/Panel Fiducials	33	Figure 11-2	QFP Construction	68
Figure 3-13	Fiducial Size and Clearance Requirements	34	Figure 11-1	BQFP Construction	68
Figure 3-12	Fiducial Locations on a Printed Board	34	Figure 11-3	CQFP Construction	68
Figure 3-14	Use of Vias in High Component Density Printed Boards	35	Figure 12-1	PLCC Construction	71
Figure 3-15	Land Pattern to Via Relationship	35	Figure 12-2	PLCCR Construction	71
Figure 3-16	Examples of Via Positioning Concepts	36	Figure 13-1	DIP Construction	72
Figure 3-17	Vias under Components	36	Figure 14-1	Ball Grid Array (BGA) IC Package Example	74
Figure 3-18	Filled and Capped Via Structure	37	Figure 14-2	Example of Plastic BGA Package Configurations	74
Figure 3-19	Via-in-Pad Process Description	37	Figure 14-3	Ceramic/Plastic Column Grid Array (CGA) Package	76
Figure 3-20	Conductor Description	38	Figure 14-4	Plastic Land Grid Array (LGA) Package Construction	76
Figure 3-22	Typical Copper Glass Laminate Panel	39	Figure 14-5	Variation of BGA Contact Pitch in Common Package Outlines	76
Figure 3-21	Examples of Modified Landscapes	39	Figure 14-6	One Package Size, Two Full Matrices	77
Figure 3-23	Conductor Clearance for V-Groove Scoring	40	Figure 14-8	Staggered Matrix	77
Figure 3-24	Breakaway (Routed Pattern) with Routed Slots	40	Figure 14-7	Perimeter and Thermally Enhanced Matrices	77
Figure 3-25	Gang Solder Mask Window	41	Figure 14-9	Selective Depopulation	77
Figure 3-26	Pocket Solder Mask Window	41	Figure 14-10	Device Orientation and Contact A1 Position	78
Figure 4-1	Component Operating Temperature Limits	42	Figure 14-11	Side Concave Chip Component	81
Figure 5-1	Test Via Grid Concepts	44	Figure 14-13	Convex Chip Component "E Version"	81
Figure 5-2	General Relationship between Test Contact Size and Test Probe Misses	45	Figure 14-12	Corner Concave Chip Component	81
Figure 5-3	Test Probe Feature Distance from Component	46	Figure 14-14	Convex Chip Component "S Version"	81
Figure 7-1	Typical Process Flow for One-Sided SMT	50	Figure 14-15	Flat Chip Component	81
Figure 7-2	Assembly Process Flow for Two-Sided Surface Mount with THT	50	Figure 15-1	LCC Component	82
Figure 8-1	Packaging of Discrete Components	54	Figure 15-2	Quad Flat No-Lead (QFN) Construction	83
Figure 8-2	Chip Resistor Construction	55	Figure 15-3	Quad Flat No-Lead (QFN) Construction (Cross-Sectional View)	83
Figure 8-3	Chip Capacitor Construction	56	Figure 15-4	QFN Devices with Multiple Paste Mask Apertures	84
Figure 8-6	MELF Component Construction	57	Figure 15-5	Small Outline No-Lead (SON) Construction	85
Figure 8-7	Break-Away Diagram of MELF Components	57	Figure 15-6	Pullback Quad Flat No Lead (PQFN) and Small Outline No Lead (PSON) Construction	85
Figure 8-5	Molded Body Construction	57	Figure 15-7	DFN Construction	86
Figure 8-8	SOT23 Construction SOT23 Construction	58	Figure 16-1	Zero Component Rotations for Common Package Outlines	87
Figure 8-9	SOT 89 Construction	58	Figure A-1	General Description of Process Validation Contact Pattern and Interconnect	93
Figure 8-10	SOD123 Construction	59			
Figure 8-11	SOT143 Construction	59			
Figure 8-12	SOT223 Construction	60			
Figure 8-13	DPAK (TO) Construction	60			

Figure A-2	Photoimage of IPC Test Board for Primary Side	94
------------	---	----

TABLES

Table 3-1	Tolerance Analysis Elements for Chip Devices	15	Table 6-1	Printed Board Structure Comparison	46
Table 3-2	Flat Ribbon L and Gull-Wing Leads (greater than 0.625 mm pitch) (unit: mm)	16	Table 6-2	Printed Board Structure Selection Considerations	48
Table 3-3	Flat Ribbon L and Gull-Wing Leads (less than or equal to 0.625 mm pitch) (unit: mm)	16	Table 6-3	Printed Board Structure Material Properties	48
Table 3-4	J Leads (unit: mm)	16	Table 8-1	Solderability Tests for Discrete Components	54
Table 3-5	Rectangular or Square-End Components (Capacitors and Resistors) Equal to or Larger than 1608 (0603) (unit: mm)	17	Table 8-2	Solderability, Bath Method: Test Severities (duration and temperature)	55
Table 3-6	Rectangular or Square-End Components (Capacitors and Resistors) Smaller than 1608 (0603) (unit: mm)	17	Table 8-3	Package Peak Reflow Temperatures	55
Table 3-7	Cylindrical End Cap Terminations (MELF) (unit: mm)	17	Table 9-1	Solderability Tests for Gullwing Leaded Components, Two Sides	62
Table 3-8	Leadless Chip Carrier with Castellated Terminations (unit: mm)	17	Table 9-2	Solderability, Bath Method: Test Severities (duration and temperature)	62
Table 3-9	Concave Chip Array Component Lead Package (unit: mm)	18	Table 9-3	Package Peak Reflow Temperatures	63
Table 3-10	Convex Chip Array Component Lead Package (unit: mm)	18	Table 10-1	Solderability Tests for J-Leaded Components, Two Sides	65
Table 3-11	Flat Chip Array Component Lead Package (unit: mm)	18	Table 10-2	Solderability, Bath Method: Test Severities (duration and temperature)	66
Table 3-12	Butt Joints (unit: mm)	18	Table 10-3	Package Peak Reflow Temperatures	66
Table 3-13	Inward Flat Ribbon L-Leads (Molded Inductors, Diodes & Polarized Capacitors) (unit: mm)	19	Table 11-1	Solderability Tests for Gullwing Components, Four Sides	66
Table 3-14	Flat Lug Leads (unit: mm)	19	Table 11-2	Solderability, Bath Method: Test Severities (duration and temperature)	67
Table 3-15	Quad Flat No-Lead (unit: mm)	19	Table 11-3	Package Peak Reflow Temperatures	67
Table 3-16	Small Outline No-Lead (unit: mm)	19	Table 12-1	Solderability Tests for J-Leaded Components, Four Sides	69
Table 3-17	Ball Grid Array Components (unit: mm)	20	Table 12-2	Solderability, Bath Method: Test Severities (duration and temperature)	70
Table 3-18	Small Outline and Quad Flat No-Lead with Pullback Leads (unit: mm)	20	Table 12-3	Package Peak Reflow Temperatures	70
Table 3-19	Corner Concave Component Oscillator Lead Package (unit: mm)	20	Table 13-1	Solderability Tests for Post (DIP) Leads, Two Sides	72
Table 3-20	Aluminium Electrolytic Capacitor and 2-pin Crystal (unit: mm)	20	Table 13-2	Solderability, Bath Method: Test Severities (duration and temperature)	73
Table 3-21	Column and Land Grid Array (unit: mm)	21	Table 13-3	Package Peak Reflow Temperatures	73
Table 3-22	Small Outline Components, Flat Lead (unit: mm)	21	Table 14-1	Solderability Tests for Discrete Components	74
Table 3-23	IPC-7351 Land Pattern Naming Convention	24	Table 14-2	Package Peak Reflow Temperatures	75
Table 3-24	Product Categories and Worst-Case Use Environments for Surface Mounted Electronics (For Reference Only)	30	Table 14-3	JEDEC Standard JEP95 Allowable Ball Diameter Variations for FBGA (mm)	75
Table 3-25	Nominal Finished Conductor Width Tolerances, 0.046 mm [0.0018 in] Copper, mm [in]	38	Table 14-4	Ball Diameter Sizes (mm)	78
Table 3-26	Feature Location Accuracy (units: mm [in])	38	Table 14-5	Land Approximation (mm) for Collapsible Solder Balls	79
Table 3-27	Key Attributes for Various Board Surface Finishes	42	Table 14-6	Land Approximation (mm) for Non-Collapsible Solder Balls	79
			Table 14-7	BGA Variation Attributes (mm)	80
			Table 14-8	Land-to-Ball Calculations for Current and Future BGA Packages (mm)	80
			Table 15-1	Solderability Tests for No Lead Components	82
			Table 15-2	Solderability, Bath Method: Test Severities (duration and temperature)	83
			Table 15-3	Package Peak Reflow Temperatures	83